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A random access memory addressing system utilizing 
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optical Sinks between memory and the read/write logic 
circuits comprises addressing circuits including a plural- 
ity of light signal sources, a plurality of optical gates 
including optical detectors associated with the memory 
cells, and a holographic optical element adapted to 
reflect and direct the light signals to the desired mem- 
ory cell locations. More particularly, it is a multi-port, 
binary computer memory for interfacing with a plural- 
ity of computers. There are a plurality of storage cells 
for containing bits of binary information, the storage 
cells beiig disposed at the intersections of a plurality of 
row conductors and a plurality of column conductors. 
There is interfacing logic for receiving information 
from the computers directing access to ones of the stor- 
age cells. There are first light sources associated with 
the interfacing logic for transmitting a first light beam 
with the access information modulated thereon. First 
light detectors are associated with the storage cells for 
receiving the first light beam, for generating an electri- 
cal signal containing the access information, and for 
conducting the electrical signal to the one of the storage 
cells to which it is directed. There are holographic 
optical elements for reflecting the first light beam from 
the first light sources to the first light detectors. 
31 Claims, 7 Drawing Sheets 
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50 MHz, or access delays significantly less than 20 nano- 
seconds, these speeds are seldom achieved due to trans- 
mission delays associated with the address and data lines 
that perform cell selection. On large RAMs, a large 
highly resistive and Capacitive loads Of these lines. 
All the conductive paths must be electrically isolated 
where they cross; the large number required introduces 
severe geometric restraints on circuit design. Addition- 
lo ally, polysilicon lines in CMOS circuits introduce signif- 
icant delays which, in some cases, can limit the speed of 
the overall device. 
MULTI-PORT, OPTICALLY ADDRESSED RAM 
ORIGIN OF THE INVENTION 
formace of work under a NASA contract, and is sub- 
ject to the provisions of Public Law 96-517 (35 UsC 
202) in which the Contractor has elected to retain title. 
BACKGROUND OF THE INVENTION 
The present invention relates to computer memory 
and, more Darticularlv. in a binarv commter memorv 
n e  invention described herein was made in the per- 5 portion Of this delay can be attributed to driving the 
STATEMENT OF THE INVENTION having a pLrality of storage cells :or c o k n i n g  bits df binary information and logic for receiving information 
from an outside source directing access to ones of the l5 This invention provides a method and apparatus for 
storage cells, to the improvement comprising, fmt light conducting signal within a RAM structure, or the like, 
source means associated with the logic for transmitting which eliminate the above-described problems and limi- 
a fust light beam with the access information modulated tation associated with the use of polysfiicon conductive 
thereon; first light detecting means associated with the paths and similar materials. In particular, this invention 
storage cells for receiving said first fight beam, for gen- 2o provides for optical coupling between portions of a 
crating an electrical Signal COIlk3hhg the aCCeSS infor- memory and the ability to provide a multi-ported mem- 
mation, and for conducting said electrical signal to the ory for concurrent use by a plurality of computers with- 
one of the storage cells to which it is directed; and, out the access line limitations normally associated with 
said first light source means to said first light detecting 25 M~~~ specifically, this invention is a multi-port, bi- 
nary computer memory for interfacing with a plurality means. 
A typical computer random access memory (RAM) of computers comprising, a plurality of storage cells for 
and its manner of access is depicted in simplified form 111 bib of binary info,.,,,ation, the storage cells The RAM lo is comprised Of a plurality Of being disposed at the intersections of a plurality of row 
Or bytes contained in the RAM ''* To read from Or facing logic means for receiving information from the 
write to the RAM 10, the computer 14 sends an address 
of the data on parallel line 16 and the data is transferred computers directing access to ones of the storage cells; 
over parallel line 18. The bit from each layer 12, of first light source means associated with the interfacing 
course, is accessed from its position on the parallel data 35 logic means for transmitting a first light beam with the 
he 18. Each layer 12 appears as shown in FIG. 2. ne. access information modulated thereon, the first light 
storage cells 20 for the individual bits are arranged in a source means including a plurality of light beam-emit- 
the bib in the cells 20, there is an -&decoder 26 row conductors; first light detecting means associated 
which employs the address information from the 4 with the storage cells for receiving the first light beam, 
address line 16 and a Y-decoder 28 which employs the for generating an electrical signal c o n t d n g  the access 
~ 0 1 ~ ~  address information from the address he 16. information, and for conducting the electrical Signal to 
n e  two decoders 26,28 then employ the address infor- the on of the storage cells to which it is directed, the 
mation provided to access the cell 20 (either to read or first light detector means including a Plurality of light 
write) which is located at the intersection of the row 45 beam detectors inserted into respective Ones of the row 
and column specified. This mode of operation is well conductors to divide the row conductors into sub-rows; 
known to those skilled in the art. second light source means for transmitting a second 
Actual accessing of the cells 20 of a RAM such as 10 light beam with the clock signal modulated thereon; a 
is conventionally done by means of metal or polysfiicon plurality of second light detecting means associated 
conductive strips 30 connected from the decoders 26,28 50 with the storage cells for receiving the second light 
at the edges of the RAM chip to and interconnecting beam, for generating an electrical clock signal there- 
the plurality of memory cells 20. Dynamic RAM mem- from, and for conducting the electrical clock signal to 
o r i ~  require the distribution of many different clock the ones of the storage cells associated with respective 
phases for addressing, refreshing, and sensing opera- ones of the second light detecting means; and, reflecting 
tions. Each cell 20 must be clocked periodically, both to 55 means for reflecting the first light beam from the first 
retain and to shift its information to the next cell, for light source means to the first light detecting means, the 
dynamic shift registers store information by circulating reflecting means including broadcast means for reflect- 
bits in bucket-brigade fashion. Distribution of these ing the second light beam from the second light source 
clock signals is also accomplished by the conductive means to the plurality of second light detecting means. 
strips 30 whose lengths often limit clock speed. By 60 In the preferred embodiment, the storage cells are 
eliminating long strobe lines on the chip, .higher clock disposed at the intersections of a plurality of row con- 
speeds would be possible. ductors and a plurality of column conductors and, the 
Static RAMs also require select and clock lines for first light source means includes a plurality of light 
addressing the individual memory cells 20. These cells beam-emitting sources corresponding to respective ones 
are larger than their dynamic counterparts, owing to 65 of the row conductors; and, the first light detector 
the larger number of active elements required to retain means includes a plurality of light beam-detectors cor- 
data without shifting. Although the individual memory responding to respective ones of the row conductors. 
cells themselves can be designed for speeds exceeding Additionally, the first light source means includes a 
reflecting for reflect@ said first light beam from attempts to provide such mdti-wer memory capability. 
layers l2 each One bit position Of the 30 conductors and a plurality of column conductors; inter- 
rectangular matrix of rows 22 and columns 24. To ac- ting SOUrceS corresponding to respective Ones of the 
4,884,243 
plurality of light beam-emitting sources corresponding 
to respective ones of the column conductors; and, the 
first light detector means includes a plurality of light 
beam detectors corresponding to respective ones of the 
column conductors. For added performance capability, 
the first light source means includes a plurality of light 
beam-emitting sources corresponding to respective ones 
of the column conductors; and, the first light detector 
means includes a plurality of light beam detectors in- 
serted into respective ones of the column conductors to 
divide the column conductors into sub-columns. 
The preferred embodiment also comprises, data inter- 
facing logic means connected to the storage cells for 
conducting data into and out of the storage cells; third 
light source means operably connected to the data inter- 
facing logic means for transmitting to the computers a 
third light beam having data from the storage cells 
modulated thereon; third light detecting means opera- 
bly connected to the data interfacing logic means for 
receiving from the computers a fourth light beam con- 
taining data to be written into the storage cells modu- 
lated thereon, for generating an electrical data signal 
therefrom, and for conducting the electrical data signal 
to the data interfacing logic means to be written by the 
data interfacing logic means into the ones of the storage 
cells to which it is directed; and, the reflecting means 
including means for reflecting the third light beam from 
the third light source means to the computers and for 
reflecting the fourth light beam from the computers to 
the third light detecting means. 
BRIEF DESCRIPTION OF THE DRAWINGS 
FIG. 1 is a simplified drawing of the manner in which 
a computer accesses data stored in a conventional RAM 
memory. 
FIG. 2 is a simplified drawing showing the structure 
of a conventional RAM memory with interconnecting 
paths of a conductive material. 
FIG. 3 is a simplified drawing showing a prior art use 
4 
FIG. 11 is circuit diagram of one tested optical gate 
FIG. 12 is circuit diagram of another tested optical 
FIG. 13 is circuit diagram of still another tested opti- 
cell employed in the present invention. 
gate cell employed in the present invention. 
cal gate cell employed in the present invention. 
DETAILED DESCRIPTION OF THE 
INVENTION 
5 
10 The solution to the problems and constraints of the 
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of a holographic optical element employing a spatial 40 
light modulator to communicate between portions of 
computer chips. 
FIG. 4 is a simplified drawing showing a prior art use 
of a holographic optical element without a spatial light 
modulator to communicate between portions of com- 
puter chips. 
FIG. 5 is a simplified perspective drawing showing 
the manner is which the communications of FIGS. 3 
and 4 can be accomplished and employed according to 
the prior art. 
FIG. 6 is a simplified plan view of a memory accord- 
ing to the present invention in a basic embodiment em- 
ploying optical interconnections. 
FIG. 7 is a simplified plan view of a memory accord- 
ing to the present invention in an alternate embodiment 
employing optical interconnections along with sub-row 
and sub-column interfaces. 
FIG. 8 is a simplified plan view of a memory accord- 
ing to the present invention in a preferred embodiment 
employing optical interconnections to and from the 
accessing computer. 
FIG. 9 is a perspective drawing in the manner of 
FIG. 5 showing a multi-processor system employing 
the memory of the present invention configured as a 
multi-port memory being accessed by a plurality of 
computers simultaneously. 
FIG. 10 is circuit diagram of a simplified optical gate 
cell model. - 
45 
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55 
60 
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prior art as described above is to address the RAM and 
distribute clock signals by means of light signals trans- 
mitted through three-dimensional space, thus reducing 
geometric constraints and improving operating speed. 
Such techniques are known in the art and are shown in 
FIGS. 3-5. As depicted in FIGS. 3 and 4, data/clock- 
modulated light beams 32 from sources 34 can be re- 
flected from a holographic optical element (HOE) 36 to 
a detector 38 at a removed location on the same or 
another chip. A spatial light modulator (SLM) 40 can be 
employed to controlably switch the beams 32 as shown 
in FIG. 3 or the beams can be switched by selectively 
turning the sources 34 off and on. Thus, as depicted in 
FIG. 5, such optical interconnections have been sug- 
gested as being useful for interconnecting between cus- 
tom RISC logic sets 42 on one part of a computer board 
44 and arithmetic and logic (ALU) logic 46 on another 
Part. 
FIG. 6 illustrates a general schematic of addressing 
RAMS using light signals according to the present in- 
vention. By separating the read-write ( R N )  logic from 
the RAM proper, and driving individual diode laser 
sources with each of the required accessing signals, 
optical R/W signals are produced. These light signals 
can then be directed to the required locations on the 
RAM by a holographic optical element (HOE), not 
shown for simplicity, in the manner of the prior art 
depicted and discussed above. In the present invention, 
special gate circuits, called optical gate cells (OGCs), 
consisting of an optical detector-such as a photodiode- 
-and an inverter, are used to transform the optical light 
signals to electronic logic level electrical signals usable 
by the RAM cells. Several tested examples of OGCs 
according to the present invention will be described in 
detail later herein. 
The HOE, which is an existing device and no part of 
the novelty of this invention, is functionally equivalent 
to a focusing lens or mirror, which intercepts the light 
signal, directed away from the plane of the wafer, and 
refocuses the light at the required point. Unlike a con- 
ventional lens or mirror, the HOE can superimpose a 
number of optical elements into a single component, so 
that one source can be simultaneously imaged onto 
several detectors, for optical fanout. This capability is 
ideally suited to the broadcasting of the clock signals. 
Typically the same clock signal is used for all the mem- 
ory cells 20; thus, optical broadcast clock distribution 
provides an efficient method of providing timing for the 
RAM memory 10 residing on a single chip. Using cur- 
rent silicon VLSI technology, a single laser source 
could broadcast a clock signal via a HOE to a two-di- 
mensional array of silicon detectors, each placed at a 
memory cell. Thus, in its most basic embodiment as 
depicted in FIG. 6, the RAM memory 10’ comprises an 
X-decoder and laser driver 26 which is connected to 
receive the row address information from the address 
line 16, decode it, and drive the appropriate row laser 48 
which sends a light signal to the associated row detector 
5 
or OGC 50 for the addressed row 22 of the RAM 10. 
There is also a corresponding Y-decoder and laser 
driver 2 8  which is connected to receive the column 
address information from the address line 16, decode it, 
and drive the appropriate column laser 52 which sends 5 
a light signal to the associated column detector or OGC 
54 for the addressed column 24 of the RAM 10. A 
single clock-broadcasting laser 55 is the source of the 
optical clock signal which is broadcast by reflection of 
the HOE to the required multiple destinations as pro- 10 
vided. 
By using a number of sub-row OGCs 50’ along each 
memory cell row 22 and sub-column OGCs 54’ along 
each memory cell column 24 to divide the length of the 
polysilicon conductive strips 30 into shorter lengths, the 15 
delay can be reduced proportionately, and thus the 
access time speeded up. This approach is shown in the 
embodiment of FIG. 7 wherein the RAM is generally 
indicated as 10‘. Using a rather modest HOE fanout of 
four, for example, it can be shown that a speedup factor 20 
in access time of nearly ten can be achieved by driving 
the address lines by optical means. As an example, one 
can partition each existing address line into four, result- 
ing in a commensurate reduction in the propagation 
delav of the lines. Furthermore. if each seement of 25 
6 
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shown a multi-processor system with shared memory 
made possible by the present invention, the specifics of 
OGCs and tested embodiments of the applicants herein 
will now be described. 
As mentioned earlier, the idea of holographic optical 
interconnects in VSLI is known in the art. The ap- 
proach taken is to drive a semiconductor laser with a 
signal source and direct the laser output into a holo- 
graphic optical element (HOE) that will image it to one 
or more photodetectors that receive the signal. It is 
worthy of note that the prior art referred to herein is the 
work of the applicants of this application; that is, the 
present invention is a new use for and incorporates 
further developments in the art originated by the appli- 
cants. In their incorporation, testing, and use of these 
prior art optical communications techniques, applicants 
chose a hybrid approach that combines discrete laser 
sources with photodetector gates integrated with elec- 
tronic processing circuitry on a silicon chip, in order to 
make it possible to conduct system experiments such as 
the novel RAM addressing described herein. The po- 
tential applications can be at both chip scale and wafer 
scale. Applicants are using a 1K RAM chip previously 
developed at the Jet Propulsion Laboratory (JPL), 
where they work, as a first example in which to focus 
their study of optical interconnection techniques. The 
RAM chip was fabricated using a 3-um CMOS-bulk 
p-well process, through the MOS Implementation Ser- 
vice (MOSlS) available at JPL. In previous work, the 
applicants tested one type of optical gate cell that is 
compatible with the CMOS process with which the 
RAM chip is fabricated. The fall delay turned out to be 
much longer than the rise delay. The purposes of cur- 
rent work are to demonstrate free space optical inter- 
connection by optically addressing a CMOS RAM, and 
to refine optical gate cell design to meet requirements 
compatible with CMOS circuitry. The intent is to insert 
optical gate cells in the 1K RAM chip, to be addressed 
by an optical signal which is emitted from a laser diode 
and is interconnected through a HOE. The OGC in- 
serted is the one tested previously, which is shown in 
the circuit diagram of FIG. 10. It has a weak pull-down 
load and is thus termed the “weak pull-down OGC”. 
The operation of such circuits is readily apparent to 
those skilled in the art and, therefore, in the interest of 
simplicity and to avoid redundancy, no detailed descrip- 
tion of the operation of the circuits shown will be un- 
dertaken. A further description hereinafter presents the 
design and simulation of other examples of OGC cir- 
cuits. Three designs are presented. The later designs 
reflect an attempt to control the pulse symmetry 
through various biasing techniques. SPICE simulation 
results of the three designs are summarized in Table 1. 
The measured short-circuit response time of the current 
p-n junction photodiode 66 is about 20 ns at a wave 
length of 0.83 pm. A goal of 1 to 5 ns response time 
seems achievable. 
The concept of optically addressed RAM was dis- 
cussed broadly earlier herein. The addressing circuitry 
of the tested embodiment drives the selected element in 
the laser array (e.g. in the decoders/drivers 26, 28‘). 
The HOE images the laser beam to four Ogcs in a row 
of RAM cells. The purpose of the experiment was to 
bring together all the parts of an optical interconnect in 
a CMOS circuit and demonstrate system function. The 
RAM circuit implemented for the experiment was a 
silicon, CMOS/Bulk, 1024-bit static random access 
memory. A RAM was chosen because it is a quite sim- 
w 
conductive strip 30 is driven from its center, an addi- 
tional factor of two in reduction of delay will be ob- 
tained, resulting in an overall eight-fold speedup. 
Higher fanout ratios will permit the overall RAM ac- 
cess speed to approach the memory cell speed asymp- 
totically. 
The tested embodiments of the present invention, as 
shown in FIGS. 6 and 7, employed optical signal trans- 
mission only for addressing and clock distribution. The 
actual transfer of data to and from the RAM 10” was 
over the solid wire and conductive paths of the prior 
art. In the preferred embodiment of the present inven- 
tion as depicted in FIG. 8, data gather and transmit 
logic 56 interfaces with the memory cells 20 and com- 
municates the data optically between the RAM 10” and 
the computer (not shown) in the same manner as de- 
scribed above employing data output laser 58 and data 
input OGC 60. This embodiment will require the per- 
fection of GaAs technology for the formation of the 
transmitting data output laser 58 as part of the RAM 
As depicted in FIG. 9, the-optically intra-connected 
and accessed memory of the present invention in its 
preferred embodiment provides the capability for a 
multiprocessor computer system 62 having virtually 
unlimited access to the shared multi-port optical ram 
10”. Whereas in the prior art the CPUs 64 had to be 
physically connected to the shared RAM limiting the 
number of accessing CPUs 64 to the available space for 
connective wiring on the RAM’S chip, in the shared 
multi-port optical ram 10” of the present invention, the 
limiting factor is the number of fanout positions capable 
of being provided by the HOE 36. To add a new CPU 
64 to the system 62, the optical interconnection via the 
HOE 36 need only be established. Since a typical HOE 
36 can provide millions of reflective points on its sur- 
face within an appropriate area, the number of access- 
ing CPUs 64 possible is virtually unlimited. Note also 
the use of the single clock source laser 55 which is 
chip. 
3 0  
35 
40 
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broadcast to the csls  of the memory from the HOE 36 65 
as described earlier herein. 
Having thus described the present invention in its 
various embodiments in a general manner and having 
19 
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ple structure. It is comprised of circuits typical of those 
found on most CMOS chips and it was a circuit easily 
available to the applicants. The RAM is based on the 
RAM circuit of the JPL CRRES chip as previously 
mentioned. The layout of the tested optical RA chip is 
organized into 64 rows of 16-bit words. Four columns 
of optical input cells, Le. OGCs, were placed evenly 
among the 16 columns of SRAM (static random access 
memory) cells. Operation of the chip is fully static, 
employing a six-transistor memory cell and requiring 
four control pins to eliminate the need for any timing to 
be generated on-chip. For applicants’ experiments, the 
RAM was modified to allow either full electrical ad- 
dressing or optical addressing. In each of the 64 rows, 
four optical inputs were distributed on the row address 
line and a pass transistor placed on the output of the 
electrical address decoder to isolate the decoder from 
the internal circuitry when the chip is selected to be in 
the optical mode of operation. 
The OGC was found to fit into approximately the 
same area as a six-transistor memory cell. The tested 
OGC consisted of a vertical p+n- photodiode as a pull- 
up device and a p-channel MOSFET as a weak pull- 
5 
10 
15 
20 
down device. The optical gate drove an inverter pair 25 
and the output of the inverter pair was used to drive a 
row select line of the RAM. The second inverter of the 
pair was tri-stated to isolate the optical gate cell from 
the row address line when electrically testing the chip. 
Four optical cells were put in each row to minimize the 3o 
length of polysilicon address line needed to reach the 
furthest memory cell. This implementation causes mini- 
mal impact on the total chip area. 
Optical gate cells for optical interconnection in VSLI 
are required to be monolithic and to have low complex- 35 
ity. Typical design requirements needed for compatibil- 
ity with CMOS are as follows: 
1. Logic family: Silicon, CMOS/Bulk logic family. 
2. Size: Smaller than 100 pm by 100 pm. 
4. Dynamic Range: A fanout of ten from the HOE, 
which implies a dynamic range of 10 dB. 
5. Sensitivity: Assuming a laser diode power output of 3 
mW, a HOE efficiency of 20%, and a fanout of ten, 
the optical input power required to drive the receiver 45 
to a standard output logical “1” voltage level must be 
less than 60 pW. 
6. Pulse Symmetry: Over the dynamic range of the 
receiver, the output pulse rise and fall times should 
remain as nearly equal as possible, thereby minimiz- 50 
ing clock skew and increasing the predictability of 
pulse timing arrival. 
7. Power Consumption: The power dissipated by the 
receiver should be small, preferably less than for 
comparable pad drivers. 55 
The evolution of the OGC design of the applicants 
will be described in a simplified model and three proto- 
types: a minimum element design, a design optimized 
for balanced symmetry, a design optimized for high 
sensitivity and symmetry. Some discussion of future 60 
designs will also be mentioned. 
Simplified OGC Model-a functional model of the 
OGC circuit is shown in FIG. 10. It consists of a photo- 
current source 70, resistive and capacitive load elements 
72, 74, a gain stage 76, and lastly a (decision) threshold 65 
stage 78. Constraints of CMOS circuit design are not 
considered. Typical input conditions and component 
values are as follows: 
3. Speed Response time not more than 35 ns. 40 
Photon Input Power Pph 60 pw 
Photocurrent Iph = p Pph; p = 0.5 Am 
Input Resistance Rj, = 100 k ohm and up 
Input Capacitance 
Detector Node Voltage VD 
Gain, Gate Voltage G, Vg 
Output Voltage V0”t 
Ci, = 10-100 fF 
Threshold Voltage vth 
The input RC elements 72,74 actually form a first gain 
stage and determine the initial amplification and band- 
width. A higher RC product directly translates to a 
greater sensitivity (but less bandwidth), thereby necessi- 
tating less post amplification. The intermediate gain 
stage (G) 76 boosts the signal level in order to decrease 
the voltage swing required from the detector. Finally, 
the threshold element 78 re-establishes the 1/0 output 
level. 
The turn-on delay (ton) is defined as the time from the 
onset of light impinging on the photodetector of the 
photocurrent source 70 to the time that the OGC volt- 
age output passes 50%. ton is composed of two terms: 
hn-D, the turn-on delay through the detector node, and 
t,,ffD, the turn-on delay through the inverter, which is 
about 2 ns. Similar arguments apply to turn-off delay. 
By matching the initial and final conditions of ton-D and 
to,yD we obtain: 
I 
1 - GpPphRin 
to, =: Ri,,Ci, In ( vth ) + 2 ns =: 
c i n  vrh + 2 ns for large Rj, =: 
11  ns at G = 1, Pph = 20 pW. Ci, = 30fF 
Observe that this is approximately the same speed as the 
CMOS logic. 
Observe that this depends largely on Rin. 
Weak Pull-Down OGC-The simplest OGC consists 
of a detector, resistive load, and amplifier/decision 
stage realized by a two transistor inverter as shown in 
FIG. 11. With an optical input, the detector delivers a 
constant current to the inverter node. When the light 
turns off, the pull-down element (Ml) provides a dis- 
charge path for the charge storage in the stray capaci- 
tive elements connected to this node. The inverter 
switches abruptly at about 2.5 V, thus providing some 
edge sharpening and thresholding. One problem with 
the weak pull-down OGC is that the resistance of the 
active load changes dynamically over several decades 
as the light turns on or off. Furthermore, the circuit 
conditions are different for the rise and fall states, con- 
tributing to asymmetry. Assuming Cin=30fF, Rin= 1M 
ohm, from the equations above, ton = 11 ns and toff=44 
ns, which agree quite well with the SPICE simulation 
results shown in Table 1, it was experimentally deter- 
mined that the load resistance is over a megohm when 
current approaches zero. The experimentally deter- 
mined asymmetry in delay times is more serious than 
predicted by SPICE simulation. 
9 
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Low Impedance OGC-an improvement on the sim- 
ple OGC design may be made by changing M1 to an 
N-type device and reconfiguring the lower portion of 
the input node (M1 and M2) into a current mirror as 
shown in FIG. 12. The photocurrent impressed on the 
drain of M1 now appears at the drain of M2, thereby 
improving linearity. Discharge, however, is still a prob- 
lem; but, can be controlled by adding a pull-up load 
(M4) that biases M1. Since M1 never turns off, its impe- 
dance is more regulated toward the low range (100 K 
ohm), which improves both the symmetry and speed. 
Another advantage is that the detector node voltage 
can be prebiased closer to the inverter threshold, 
thereby improving the sensitivity and symmetry some- 
what more. A disadvantage is that more real-estate and 
greater power is consumed by adding bits. Also, noise 
immunity from the supply rails may be degraded. This 
effect can be especially significant in CMOS logic. 
High Impedance OGC-A further improvement in 
the sensitivity and power consumption can be made by 
increasing the Thevenin equivalent impedance of the 
pull up/down divider until the RC time constant be- 
comes approximately equal to the logic speed. One way 
of implementing this while maintaining some linearity is 
to use a cascaded P-type/N-type pair, as shown in FIG. 
13. The values shown result in a 20% improvement in 
the sensitivity and a four-fold decrease in the quiescent 
current consumption. 
While the currently developed OGCs described 
above possess stable performance, good symmetry, and 
speed, their sensitivity still lies far below the state of the 
art in fiber optic receiver technology employing dis- 
crete components. About a 30 dB improvement is still 
possible, decreasing the present 10 pW sensitivity to 
about 10 nW for a 20 MHz bandwidth. Such sensitivities 
are only possible by one of two approaches: (1) increas- 
ing the load resistance and providing post-amplifier 
equalization (also called an integrating front-end, since 
the detector node waveshape is typically slower than 
the desired bit rate), or (2) employing a transimpedance 
amplifier. The former has a limited dynamic range if the 
bit rate is expected to vary over a large range, while the 
latter is generally more complex and has slightly less 
sensitivity, but can tolerate very large range of bit rates 
and input signal levels. Both of these are to be investi- 
gated in future work. 
A summary of the performance of the three previ- 
ously described OGC circuits is shown in Table 1. Ob- 
serve that the weak pull-down OGC of FIG. 11 pos- 
sesses a moderate amount of pulse asymmetry. It did, 
however, have the best sensitivity (5 pA) and lowest 
current consumption (1.7 PA). The high impedance 
OGC of FIG. 13 provides a great improvement in both 
the speed and symmetry while increasing the current 
consumption only slightly (to 2.0 PA). Finally, the low 
impedance OGC of FIG. 12 has the fastest response, 
very good symmetry, but at a sacrifice of four-fold 
increase in current consumption. 
In general, the response of a photodiode is limited by 
a combination of three factors: drift time in the deple- 
tion region, capacitance of the depletion region, and 
diffusion of carriers. For a vertical diode of 6 pm x 6 
pm, the drift time is negligible, but carriers generated 
outside the depletion region must diffuse to the junc- 
tion, resulting in considerable time delay. The diffusion 
time for holes which are the carriers collected by the 
junction in the detectors can be estimated by using the 
expression: 
tp = Lp2/ Dp where Lp is the absorption length of 10 
pm at 830 nm, which is smaller than the hole diffusion 
length (0-100 pm), and Dp is the diffusion constant for 
holes in bulk silicon. With the setup used for measure- 
5 ment of response times of the photodiodes, the instru- 
ment resolution is a few nanoseconds. Experimental 
response times of the photodiodes were determined to 
be bout 20 ns under short-circuit conditions. It was 
concluded that this is mainly due to diffusion of carriers. 
lo Use of a shorter wavelength can reduce the diffusion 
time. From the above equation, the diffusion time is 
proportional to the square of penetration length. At a 
wavelength of 0.78 pm, the penetration length is re- 
duced to half of that at, 0.83 pm; therefore, it is esti- 
mated that the diffusion time becomes 5 ns. 
Other ways of diminishing the diffusion problem 
include: thicker depletion width, shorter life time by 
appropriate doping such as ion implantation; an n-well 
20 for enhancing recombination of deep carriers, or P-I-N 
instead of P-N junction photodiode. A goal of 1 to 5 ns 
response time is believed to be achievable by using 
shorter wavelength and/or an n-well. 
It has been concluded previously that the optimal size 
25 for the p-channel transistor load in the weak pull-down 
load OGC will depend on the range of light power 
injected, as the impedance is current dependent. Adjust- 
ment of the active Isad resistance dependent on the 
range of light power injected will lead to balanced turn 
From the equations provided earlier herein, in the 
equivalent circuit analysis, a value of Rin can be derived 
that preserves OGC output waveshape symmetry. i.e., 
for symmetry: 
’ 
30 on/off delay. 
35 
ton = toff = Rin z 2 vrh/pPph = 
ton = ‘off=: (1.386 C,, V,h/pPph) + 211s 
40 Ri,, is correlated with Vth and Pph for symmetry. Also, 
ton (=to@ is about 12 ns, assuming light power is 20 
pW, threshold voltage is 2.5 V, and input capacitance is 
30 fF. Those agree quite well with the SPICE simula- 
tion results for the low impedance OGC. 
As for the weak pull-down OGC, the impedance of 
the load becomes very large as the voltage across the 
drain and source of the load transistor drops below 1 V. 
It can be derived from the earlier equations herein that: 
45 
50 
55 
60 
65 
for ton < tofi Rin > 2vth/  P pph 
A numerical estimation gives a turn-on delay of 11 ns 
and turn-off delay of 44 ns (assuming a light input 
power of 2OuW, threshold voltage of 2.5 V, input ca- 
pacitance of 30 fF and input impedance of 1 Ma),  
which agree well with the SPICE simulation results. 
SPICE simulation results of the three designs-the 
weak pull-down OGC, the low impedance OGC and 
the high impedance OGC-are summarized in Table 1. 
From SPICE simulation, it is determined that the low 
impedance OGC provides symmetrical turn on/off 
delay of 13 ns at 20 pW light power input. The dynamic 
range is about 10 dB and the size of the layout is about 
70 pm by 70 pm. From 10 to 90 pW, the turn on/off 
delay appear fairly close, Le., within 50% of each other. 
A full transimpedance design may provide 30 dB more 
sensitivity at additional component complexity and 
power consumption. 
dGected; and, 
(c) reflecting means disposed between said first light 
source means and said first light detecting means 
for reflecting said fust light beam from said first 
light source means to said first light detecting 
means. 
2. The improvement to a computer memory of claim 
1 wherein the storage cells are controlled by a clock 
signal and additionally comprising: 
(a) second light source means for transmitting a sec- 
ond light beam with the clock signal modulated 
thereon; 
(b) a plurality of second light detecting means associ- 
ated with the storage cells for receiving said sec- 
ond light beam, for generating an electrical clock 
signal therefrom, and for conducting said electrical 
clock signal to the ones of the storage cells associ- 
ated with respective ones of said second light de- 
tecting means; and, 
(c) said reflecting means including broadcast means 
for reflecting said second light beam from said 
second light source means to said plurality of sec- 
ond light detecting means. 
3. The improvement to a computer memory of claim 
1 wherein the storage cells are disposed at the intersec- 
tions of a plurality of row conductors and a plurality of 
column conductors and wherein: 
(a) said first light source means includes a plurality of 
light beam-emitting sources corresponding to re- 
spective ones of said row conductors; and, 
(b) said first light detector means includes a plurality 
of light beam-detectors corresponding to respec- 
tive ones of said row conductors. 
4. The improvement to a computer memory of claim 
(a) said first light source means includes a plurality of 
light beam-emitting sources corresponding to re- 
spective ones of said column conductors; and, 
(b) said first light detector means includes a plurality 
of light beam detectors corresponding to respec- 
tive ones of said column conductors. 
3 wherein: 
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5. The improvement to a computer memory of claim 
1 wherein the storage cells are disposed at the intersec- 
tions of a plurality of row conductors and a plurality of 
column conductors and wherein: 
OGC tof pmin pdyn sym- Idd 5 (a) said first light source means includes a plurality of 
CIRCUIT (ns) (ns) (pW) (dB) metry (pmZ) (PA) light beam-emitting sources corresponding to re- 
weak spective ones of said row conductors; and, 
pull- 10 30 5 - poor -602 1.7 (b) said first light detector means includes a plurality 
down of light beam detectors inserted into respective 
ones of said row conductors to divide said row 
conductors into sub-rows. 
6. The improvement to a computer memory of claim 
(a) said first light source means includes a plurality of 
light beam-emitting corresponding to re- 
spective ones of said column conductors; and, 
(b) said first light detector means includes a plurality 
of light beam detectors inserted into respective 
ones of said column conductors to divide said col- 
umn conduc~ors into sub-columns. 
,. The improvement to a computer memory of claim 
TABLE 1 
Response 
time 
(@ 20 U W )  
low Z 13 13 10 10 best -702 8.3 10 
high Z 12 22 8 8 OK -702 2.0 
We claim: 5 wherein: 
1* In a binary computer memory having a plurality Of 
storage cells for containing bits of binary information 15 
and logic at a location removed from close proximity to 
the storage cells for receiving information from an out- 
side source directing access to ones of the storage cells, 
the improvement comprising: 
(a) first light source means associated with the logic 20 
for transmitting a first light beam with the access 
information modulated thereon; 
storage cells for receiving said first light beam, for 
generating an electrical signal containing the ac- 25 
cess information, and for conducting said electrical 
signal to one of the storage cells to which it is 
1 and additionally comprising: 
(b) first light detecting with the (a) data interfacing logic means connected to the 
storage cells for conducting data into and out of the 
storage cells; 
operably connected to 
said data interfacing logic means for transmitting to 
(b) third light 
the outside source-a t k d  light beam having data 
from the storage cells modulated thereon; 
(c) third light detecting means operably connected to 
said data interfacing logic means for receiving from 
the outside source a fourth light beam containing 
data to be written into the storage cells modulated 
thereon, for generating an electrical data signal 
therefrom, and for conducting said electrical data 
signal to said data interfacing logic means to be 
written by said data interfacing logic means into 
the ones of the storage cells to which it is directed; 
(d) said reflecting means including means for reflect- 
ing said third light beam from said third light 
source means to the outside source and for reflect- 
ing said fourth light beam from the outside source 
to said third light detecting means. 
8. In a binary computer memory having a plurality of 
storage cells for containing bits of binary information 
and logic at a location removed from close proximity to 
the storage cells for receiving information from an out- 
50 side source directing access to one of the storage cells, 
the improved method of operation comprising the steps 
of: 
(a) transmitting a first light beam with the access 
information modulated thereon from a light beam 
(b) receiving and reflecting the first light beam 
towards a first light beam detector at a first loca- 
tion removed from the site at which the first light 
beam is transmitted; 
(c) receiving the reflected first light beam at the first 
light beam detector at a second location removed 
from the site at which the first light beam is re- 
ceived and reflected; 
(d) generating an electrical signal containing the ac- 
cess information from thereflected first light beam; 
and, 
(e) conducting the electrical signal to the one of the 
storage cells to which it is directed. 
3o 
35 
40 an4  
45 
55 transmitting source; 
60 
65 
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9. The method of claim 8 wherein the storage cells 
are controlled by a clock signal and additionally com- 
prising the steps of: 
(a) transmitting a second light beam with the clock 
signal modulated thereon from a second light beam 5 
source; 
(b) reflecting a plurality of the second light beams 
from the second light beam source towards a plu- 
rality of second light beam detectors associated 
with the storage cells; 
interfacing logic means into the ones of the storage 
cells to which it is directed. 
13. The method of claim 12 and additionally compris- 
(a) reflecting the third light beam from the third light 
(b) reflecting the fourth light beam from the outside 
14. A binary computer memory for interfacing with a 
ing the steps of: 
beam source to the outside source; and, 
source to the third light beam detector. 
10 computer comprising: 
(c) receiving the plurality of reflected second light 
beams at the plurality of second light beam detec- 
tors; 
(d) generating electrical clock signals from the plural- 
ity of reflected second light beams at respective l5 
ones of the second light beam detectors; and, 
(e) conducting the electrical clock signals to the ones 
of the storage cells associated with respective ones 
of the second light beam detectors. 
10. The method of claim 8 wherein the storage cells 2o 
are disposed at the intersections of a plurality of row 
conductors and a plurality of column conductors and 
wherein: 
(a) said step of transmitting a first light beam with the 25 
access information modulated thereon from a first 
light beam transmitting source includes the step of 
transmitting the first light beams from one of a 
plurality of light beam-emitting sources corre- 
sponding to respective ones of the row conductors; 3o 
and, 
(b) said step of receiving the reflected first light beam 
at the first light beam detector includes the stev of 
(aj a plurality of storage cells for containing bits of 
binary information; 
(b) interfacing logic means disposed at a location 
removed from close proximity to said storage cells 
for receiving information from the computer di- 
recting access to ones of said storage cells; 
(c) first light source means associated with said inter- 
facing logic means for transmitting a first light 
beam with said access information modulated 
thereon; 
(d) first light detecting means associated said storage 
cells for receiving said first light beam, for generat- 
ing an electrical signal containing said access infor- 
mation, and for conducting said electrical signal to 
the one of said storage cells to which it is directed; 
and, 
(e) reflecting means disposed between said first light 
source means and said first light detecting means 
for reflecting said first light beam from said first 
light source means to said first light detecting 
means. 
15. The comvuter memory of claim 14 wherein said 
receiving thefirst light beam at one of a plurality of 
first light beam detectors corresponding to respec- 35 tionally comprising: 
tive ones of the row conductors. 
storage cells ark controlled by a clock signal and addi- 
(a) second light source means for transmitting a sec- 
ond light beam with the clock signal modulated 
thereon; 
(b) a plurality of second light detecting means associ- 
ated with said storage cells for receiving said sec- 
ond light beam, for generating an electrical clock 
signal therefrom, and for conducting said electrical 
clock signal to the ones ofsaid storage cells associ- 
ated with respective ones of said second light de- 
tecting means; and, 
(c) said reflecting means including broadcast means 
for reflecting said second light beam from said 
second light source means to said plurality of sec- 
ond light detecting means. 
16. The computer memory of claim 14 wherein said 
storage cells are disposed at the intersections of a plural- 
ity of row conductors and a plurality of column conduc- 
tors and wherein: 
(a) said first light source means includes a plurality of 
light beam-emitting sources corresponding to re- 
spective ones of said row conductors; and, 
(b) said first light detector means includes a plurality 
of light beam-detectors corresponding to respec- 
tive ones of said row conductors. 
11. The method of claim 8 wherein the storage cells 
are disposed at the intersections of a plurality of row 
conductors and a plurality of column. conductors and 
wherein: 
(a) said step of transmitting a first light beam with the 
access information modulated thereon from a first 
light beam transmitting source includes the step of 
transmitting the first light beams from one of a 
plurality of first light beam-emitting sources corre- 45 
sponding to respective ones of the column conduc- 
tors; and, 
(b) said step of receiving the reflected first light beam 
at the first light beam detector includes the step of 
receiving the first light beam at one of a plurality of 50 
first light beam-detectors corresponding to respec- 
tive ones of the column conductors. 
12. The method of claim 8 and additionally compris- 
(a) connecting data interfacing logic means to the 55 
storage cells to transmit data into and out of the 
storage cells; 
(b) transmitting to the outside source from a third 
light beam source a third light beam having data 
from the storage cells modulated thereon; 
(c) receiving from the outside source at a third light 
beam detector a fourth light beam containing data 
to be written into the storage cells modulated 
thereon; 
(d) generating an electrical data signal from the 65 
fourth light beam; and, 
(e) conducting the electrical data signal to the data 
interfacing logic means to be written by the data 
40 
ing the steps of: 
60 17. The computer memory of claim 16 wherein: 
(a) said first light source means includes a plurality of 
light beam-emitting sources corresponding to re- 
spective ones of said column conductors; and, 
(b) said first light detector means includes a plurality 
of light beam detectors corresponding to respec- 
tive ones of said column conductors. 
18. The computer memory of claim 14 wherein said 
storage cells are disposed at the intersections of a plural- 
4,884,243 
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ity of row conductors and a plurality of column conduc- 
tors and wherein: 
(a) said first light source means includes a plurality of 
light beam-emitting sources corresponding to re- 
spective ones of said row conductors; and, 5 means. 
(b) said first light detector means includes a plurality 
of light beam detectors inserted into respective 
ones of said row conductors to divide said row 
conductors into sub-rows. 
19. me computer memory of 
(a) said first light source means includes a plurality of 
light beam-emitting sources corresponding to re- 
spective ones of said column conductors; and, 
(b) said first light detector means includes a plurality 
of light beam detectors inserted into respective 15 
ones of said column conductors to divide said col- 
umn conductors into sub-columns. 
20. The computer memory of claim 14 and addition- 
(a) data interfacing logic 
(e) reflecting means disposed between said first light 
source means and said first light detecting means 
for reflecting said first light beam from said first 
light source means to said first light detecting 
22. The computer memory of claim 21 wherein said 
storage cells are controlled by a clock signal and addi- 
tionally comprising: 
(a) second light source means for transmitting a sec- 
ond light beam with the clock signal modulated 
thereon; 
(b) a plurality of second light detecting means associ- 
ated with said storage cells for receiving said sec- 
ond light beam, for generating an electrical clock 
signal therefrom, and for conducting said electrical 
clock signal to the ones of said storage cells associ- 
ated with respective ones of said second light de- 
tecting means; and, 
(c) said reflecting means including broadcast means 
for reflecting said second light beam from said 
second light source means to said plurality of sec- 
ond light detecting means. 
23. The computer memory of claim 21 wherein said 
storage cells are disposed at the intersections of a plural- 
tors and wherein: 
18 wherein: 10 
ally comprising: 
connected to said 20 
storage cells for conducting data into and out of 
said storage cells; 
(b) third light source means operably connected to 
the computer a third light beam having data from 
said storage cells modulated thereon; 
(c) third light detecting means operably connected to 
said data interfacing logic means for receiving from 
the computer a fourth light beam 
to be written into said storage cells modulated 
thereon, for generating an electrical data signal 
therefrom, and for conducting said electrical data 
signal to said data interfacing logic means to be 
written by said data interfacing logic means into 35 
the ones of said storage cells to which it si directed; 
(d) said reflecting means including means for reflect- 
ing said third light beam from said third light 
source means to the computer and for reflecting 40 
said fourth light beam from the computer to said 
third light detecting means. 
21. A multi-port, binary computer memory for inter- 
(a) a plurality of storage cells for containing bits of 45 
binary information, said storage cells being dis- 
posed at the intersections of a plurality of row 
conductors and a plurality of column conductors; 
(b) interfacing logic means disposed at a location 
removed from close proximity to said storage cells 50 
for receiving information from the computers di- 
recting access to ones of said storage cells; 
(c) first light source means associated with said inter- 
facing logic means for transmitting a first light 
beam with said access information modulated 55 
thereon, said first light source means including a 
plurality of light beam-emitting sources corre- 
sponding to respective ones of said row conduc- 
tors; 
(d) first light detecting means associated with said 60 
storage cells for receiving said first light beam, for 
generating an electrical signal containing said ac- 
cess information, and for conducting said electrical 
signal to the one of said storage cells to which it is 
directed, said first light detector means including a 65 
plurality of light beam detectors inserted into re- 
spective ones of said row conductors to divide said 
row conductors into sub-rows; and, 
said data interfacing logic for transmitting to 25 ity ofrow conductors and ofcolumn 
(a) said first light source means includes a plurality of 
light beam-emitting sources corresponding to re- 
spective ones of said row conductors; and, 
(b) said first light detector means includes a plurality 
of light beam-detectors corresponding to respec- 
tive ones of said row conductors. 
data 30 
24. ne computer memory of claim 23 wherein: 
(a) said first light source means includes a plurality of 
light beam-efitting SOUTCeS corresponding to re- 
snective ones of said column conductors: and. 
and, 
facing with a plurality of computers comprising: 
, ,  
(b) ;aid first light detector means includes a plurality 
of light beam detectors corresponding to respec- 
tive one of said column conductors. 
25. The computer memory of claim 24 wherein: 
(a) said first light source means includes a plurality of 
light beam-emitting sources corresponding to re- 
spective o6es of said column conductors; and, 
(b) said first light detector means includes a plurality 
of light beam detectors inserted into respective 
ones of said column conductors to divide said col- 
umn conductors into sub-columns. 
26. The computer memory of claim 21 and addition- 
(a) data interfacing logic means connected to said 
storage cells for conducting data into and out of 
said storage cells; 
(b) third light source means operably connected to 
said data interfacing logic means for transmitting to 
the computers a third light beam having data from 
said storage cells modulated thereon; 
(c) third light detecting means operably connected to 
said data interfacing logic means for receiving from 
the computers a fourth light beam containing data 
to be written into said storage cells modulated 
thereon, for generating an electrical data signal 
therefrom, and for conducting said electrical data 
signal to said data interfacing logic means to be 
written by said data interfacing logic means into 
the ones of said storage cells to which it is directed; 
and, 
(d) said reflecting means including means for reflect- 
ing said third light beam from said third light 
ally comprising: 
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source means to the computers and for reflecting 
said fourth light beam from the computers to said 
third light detecting means. 
27. A multi-port, binary computer memory for inter- 
(a) a plurality of storage cells for containing bits of 
binary information, said storage cells being dis- 
posed at the intersections of a plurality of row 
conductors and a plurality of column conductors; 
(b) interfacing logic means disposed at a location 10 
removed from close proximity to said storage cells 
for infomtion from the computers di- 
recting access to ones of said storage cells; 
(c) first light source means associated with said inter- 
facing logic 
beam with said access information modulated 
thereon, said first light source means including a 
spending to respective of said row conduc- 
tors; 
(d) first light detecting means associated with said 
storage cells for receiving said first light beam, for 
generating an electrical signal containing said ac- 
cess information, and for conducting said electrical 25 
signal to the one of said storage cells to which it is 
directed, said first light detector means including a 
plurality of light beam detectors inserted into re- 
spective ones of said row conductors to divide said 
row conductors into sub-rows; 
ond light beam with the clock signal modulated 
thereon; 
(0 a plurality of second light detecting means associ- 
ond light beam, for generating an electrical clock 
signal therefrom, and for conducting said electrical 
clock signal to the ones of said storage cells associ- 
ated with respective ones of said second light de- 
tecting means; and, 
(g) reflecting means disposed between said first light 
source means and said first light detecting means 
and between said second light source means and 
said first light beam from said first light source 45 
means to said first light detecting means, said re- 
flecting means including broadcast means for re- 
flecting said second light beam from said second 
light source means to said plurality of second light 
detecting means. 50 
28. The computer memory of claim 27 wherein said 
storage cells are disposed at the intersections of a plural- 
ity of row conductors and a plurality of column conduc- 
tors and wherein: 
(a) said first light source means includes a plurality of 
light beam-emitting sources corresponding to re- 
spective ones of said row conductors; and, 
(b) said fmt light detector means includes a plurality 
of light beam-detectors corresponding to respec- 
tive Ones of Said row conductors. 
facing with a plurality of computers comprising: 5 
29. The computer memory Of claim 28 wherein: 
(a) said first light source means includes a plurality of 
light beam-emitting sources corresponding to re- 
spective ones of said column conductors; and, 
(b) said first light detector means includes a plurality 
of light beam detectors corresponding to respec- 
tive ones of said column conductors. 
for transmitting a first light 15 
plurality of light &=-emitting Sources come- 30* The computer memory Of claim 29 
(a) said first light source means includes a plurality of 
light beam-emitting sources corresponding to re- 
spective ones of said column conductors; and, 
(b) said first light detector means includes a plurality 
of light beam detectors inserted into respective 
ones of said column conductors to divide said col- 
umn conductors into sub~columns~ 
31. The computer memory of claim 27 and addition- 
(a) data interfacing logic means connected to said 
storage cells for conducting data into and out of 
20 
ally comprising: 
30 said storage cells; 
(e) second light SOurCe for transmitting a set- (b) third light Source means operably connected to 
said data interfacing logic means for transmitting to 
the computers a third light beam having data from 
said storage cells modulated thereon; 
said data interfacing logic means for receiving from 
the computers a fourth light beam containing data 
to be written into said storage cells modulated 
thereon, for generating an electrical data signal 
therefrom, and for conducting said electrical data 
signal to said data interfacing logic means to be 
written by said data interfacing logic means into 
the ones of said storage cells to which it is directed; 
(d) said reflecting means including means for reflect- 
ing said third light beam from said third light 
source means to the computers and for reflecting 
said fourth light beam from the computers to said 
third light detecting means. 
ated with said storage cells for receiving said set- 35 (c) third light detecting means operably connected to 
40 
said second light detecting means for reflecting and, 
* * * * *  
55 
65 
